projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: f13f5f5)
power_insn: fix Rc operand accessor
authorDmitry Selyutin <ghostmansd@gmail.com>
Sun, 18 Sep 2022 16:05:11 +0000 (19:05 +0300)
committerDmitry Selyutin <ghostmansd@gmail.com>
Sun, 18 Sep 2022 16:06:00 +0000 (19:06 +0300)
src/openpower/decoder/power_insn.py patch | blob | history

diff --git a/src/openpower/decoder/power_insn.py b/src/openpower/decoder/power_insn.py
index 97a421960cfc138568bdec172937111d9ede2254..1f216388bb574a20ed5e1828ca9d1c0b61bc1b04 100644 (file)
--- a/src/openpower/decoder/power_insn.py
+++ b/src/openpower/decoder/power_insn.py
@@ -1924,7 +1924,7 @@ class SVP64Instruction(PrefixedInstruction):
 
         Rc = False
         if record.mdwn.operands["Rc"] is not None:
-            Rc = bool(self.suffix[record.fields["Rc"]])
+            Rc = bool(record.mdwn.operands["Rc"].value)
         rm = self.prefix.rm.select(record=record, Rc=Rc)
 
         specifiers = tuple(rm.specifiers(record=record))