Added additional mem2reg testcase

diff --git a/tests/simple/mem2reg.v b/tests/simple/mem2reg.v
index 7be32b0b3b4241c250b4e2e4c8d8cf5d98bf4a4e..e2c136ddb911a35146a08cf9c3a2a20062ee1f24 100644 (file)
--- a/tests/simple/mem2reg.v
+++ b/tests/simple/mem2reg.v
@@ -1,3 +1,4 @@
+
 module test1(in_addr, in_data, out_addr, out_data);
 
 input [1:0] in_addr, out_addr;
@@ -15,3 +16,30 @@ always @* begin
 end
 
 endmodule
+
+// ------------------------------------------------------
+
+module test2(clk, mode, addr, data);
+
+input clk, mode;
+input [2:0] addr;
+output [3:0] data;
+
+(* mem2reg *)
+reg [3:0] mem [0:7];
+
+assign data = mem[addr];
+
+integer i;
+
+always @(posedge clk) begin
+       if (mode) begin
+               for (i=0; i<8; i=i+1)
+                       mem[i] <= mem[i]+1;
+       end else begin
+               mem[addr] <= 0;
+       end
+end
+
+endmodule
+