Merge branch 'verilog-backend-memV2' of github.com:wluker/yosys
authorClifford Wolf <clifford@clifford.at>
Tue, 9 Jun 2015 04:42:07 +0000 (06:42 +0200)
committerClifford Wolf <clifford@clifford.at>
Tue, 9 Jun 2015 04:42:07 +0000 (06:42 +0200)

Trivial merge