projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7641eb5
)
(no commit message)
author
lkcl
<lkcl@web>
Tue, 7 Jun 2022 04:14:52 +0000
(
05:14
+0100)
committer
IkiWiki
<ikiwiki.info>
Tue, 7 Jun 2022 04:14:52 +0000
(
05:14
+0100)
openpower/sv/remap.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/remap.mdwn
b/openpower/sv/remap.mdwn
index 24800cbc456f269c7f2d369e2613084a81230299..f029c08a65020f3b248ea037c8a0f47020827997 100644
(file)
--- a/
openpower/sv/remap.mdwn
+++ b/
openpower/sv/remap.mdwn
@@
-68,7
+68,7
@@
arbitrary remapping the `Indexed` REMAP may be used.
otherwise usual `0..VL-1` hardware for-loop
* `svremap` to set which registers a given reordering is to apply to
(RA, RT etc)
-* `sv.instruction` where any Vecto
t
ised register marked by `svremap`
+* `sv.instruction` where any Vecto
r
ised register marked by `svremap`
will have its ordering REMAPPED according to the schedule set
by `svshape`.