projects / mesa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: a2c6ae0)
radeonsi: don't clear the tessellation factor ring buffer
authorMarek Olšák <marek.olsak@amd.com>
Fri, 28 Aug 2015 23:56:27 +0000 (01:56 +0200)
committerMarek Olšák <marek.olsak@amd.com>
Tue, 1 Sep 2015 19:51:14 +0000 (21:51 +0200)
Leftover from the bring-up.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Christian König <christian.koenig@amd.com>
src/gallium/drivers/radeonsi/si_state_shaders.c patch | blob | history

diff --git a/src/gallium/drivers/radeonsi/si_state_shaders.c b/src/gallium/drivers/radeonsi/si_state_shaders.c
index 8ef02c48855f56a86514ff4c95cdc07f8ce08e03..a4c33fa620203e5dcfb865432f0549b0ac824026 100644 (file)
--- a/src/gallium/drivers/radeonsi/si_state_shaders.c
+++ b/src/gallium/drivers/radeonsi/si_state_shaders.c
@@ -1260,8 +1260,6 @@ static void si_init_tess_factor_ring(struct si_context *sctx)
        sctx->tf_ring = pipe_buffer_create(sctx->b.b.screen, PIPE_BIND_CUSTOM,
                                           PIPE_USAGE_DEFAULT,
                                           32768 * sctx->screen->b.info.max_se);
-       sctx->b.clear_buffer(&sctx->b.b, sctx->tf_ring, 0,
-                            sctx->tf_ring->width0, fui(0), false);
        assert(((sctx->tf_ring->width0 / 4) & C_030938_SIZE) == 0);
 
        /* Append these registers to the init config state. */