projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 08139aa)
Mention shregmap -tech xilinx is superseded
authorEddie Hung <eddie@fpgeh.com>
Fri, 23 Aug 2019 19:24:25 +0000 (12:24 -0700)
committerEddie Hung <eddie@fpgeh.com>
Fri, 23 Aug 2019 19:24:25 +0000 (12:24 -0700)
CHANGELOG patch | blob | history

diff --git a/CHANGELOG b/CHANGELOG
index b4b3005d454e1916e2e8bf270ad9f8618b52c266..5848ae7050ef41a690932f9cdc48128fbb52f74f 100644 (file)
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -29,7 +29,7 @@ Yosys 0.9 .. Yosys 0.9-dev
     - Removed "ice40_unlut"
     - Improvements in pmgen: slices, choices, define, generate
     - Added "xilinx_srl" for Xilinx shift register extraction
-    - Removed "shregmap -tech xilinx"
+    - Removed "shregmap -tech xilinx" (superseded by "xilinx_srl")
 
 Yosys 0.8 .. Yosys 0.8-dev
 --------------------------