projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c0eea38
)
convert rv_sl to same extra bitwidth arg
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 6 Nov 2018 11:40:22 +0000
(11:40 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 6 Nov 2018 11:40:22 +0000
(11:40 +0000)
riscv/insns/c_slli.h
patch
|
blob
|
history
diff --git
a/riscv/insns/c_slli.h
b/riscv/insns/c_slli.h
index 6c52f85343fcbf607e96158d24b976dc868b3b62..24204815e517321e295a974483a24e6d368acff9 100644
(file)
--- a/
riscv/insns/c_slli.h
+++ b/
riscv/insns/c_slli.h
@@
-1,3
+1,3
@@
require_extension('C');
require(rv_lt(insn.rvc_zimm(), sv_reg_t(xlen)));
-WRITE_RD(sext_xlen(rv_sl(RVC_RS1, insn.rvc_zimm())));
+WRITE_RD(sext_xlen(rv_sl(RVC_RS1, insn.rvc_zimm()
, xlen
)));