projects / nmigen.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 520f6dd)
vendor.lattice_ecp5: add missing differential IO types.
authorJean THOMAS <pub0@github.jeanthomas.me>
Thu, 23 Jul 2020 12:24:31 +0000 (14:24 +0200)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 14:54:42 +0000 (14:54 +0000)
nmigen/vendor/lattice_ecp5.py patch | blob | history

diff --git a/nmigen/vendor/lattice_ecp5.py b/nmigen/vendor/lattice_ecp5.py
index 22526d33592ac84f2a3232da0a80104ed0eebc23..cd2f7202a80cea92af3ceba0787b71701684ce96 100644 (file)
--- a/nmigen/vendor/lattice_ecp5.py
+++ b/nmigen/vendor/lattice_ecp5.py
@@ -349,7 +349,8 @@ class LatticeECP5Platform(TemplatedPlatform):
     _differential_io_types = [
         "BLVDS25", "BLVDS25E", "HSUL12D", "LVCMOS18D", "LVCMOS25D", "LVCMOS33D",
         "LVDS", "LVDS25E", "LVPECL33", "LVPECL33E", "LVTTL33D", "MLVDS", "MLVDS25E",
-        "SLVS", "SSTL135D_II", "SSTL15D_II", "SSTL18D_II", "SUBLVDS",
+        "SLVS", "SSTL135D_I", "SSTL135D_II", "SSTL15D_I", "SSTL15D_II", "SSTL18D_I",
+        "SSTL18D_II", "SUBLVDS",
     ]
 
     def should_skip_port_component(self, port, attrs, component):