projects
/
sifive-blocks.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
90e6ea1
)
PMU: adapt to new chisel API (#45)
author
Wesley W. Terpstra
<wesley@sifive.com>
Thu, 2 Nov 2017 22:44:02 +0000
(15:44 -0700)
committer
GitHub
<noreply@github.com>
Thu, 2 Nov 2017 22:44:02 +0000
(15:44 -0700)
src/main/scala/devices/mockaon/PMU.scala
patch
|
blob
|
history
diff --git
a/src/main/scala/devices/mockaon/PMU.scala
b/src/main/scala/devices/mockaon/PMU.scala
index 2020db7089b4183a0499d07e9986b791068169d1..bd9d339c27ac4e6e5ff5808c60222a65cb5c0c19 100644
(file)
--- a/
src/main/scala/devices/mockaon/PMU.scala
+++ b/
src/main/scala/devices/mockaon/PMU.scala
@@
-131,7
+131,9
@@
class PMU(val c: PMUConfig) extends Module {
val resetCauses = new ResetCauses().asInput
}
- val core = Module(new PMUCore(c)(resetIn = Reg(next = Reg(next = reset))))
+ val coreReset = Reg(next = Reg(next = reset))
+ val core = Module(new PMUCore(c)(resetIn = coreReset))
+
io <> core.io
core.io.wakeup.reset := false // this is implied by resetting the PMU