projects
/
litex.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
af66ca7
)
uart: pass *args, **kwargs to sim phy
author
Florent Kermarrec
<florent@enjoy-digital.fr>
Fri, 6 Mar 2015 11:08:10 +0000
(12:08 +0100)
committer
Florent Kermarrec
<florent@enjoy-digital.fr>
Fri, 6 Mar 2015 11:08:10 +0000
(12:08 +0100)
misoclib/com/uart/phy/sim.py
patch
|
blob
|
history
diff --git
a/misoclib/com/uart/phy/sim.py
b/misoclib/com/uart/phy/sim.py
index 4682a53f65d01042d3e2e3530f70a1be7ce76e53..c628ea92e00d8668c3b6128a3ed31161cbf2e984 100644
(file)
--- a/
misoclib/com/uart/phy/sim.py
+++ b/
misoclib/com/uart/phy/sim.py
@@
-2,7
+2,7
@@
from migen.fhdl.std import *
from migen.flow.actor import Sink, Source
class UARTPHYSim(Module):
- def __init__(self, pads):
+ def __init__(self, pads
, *args, **kwargs
):
self.sink = Sink([("data", 8)])
self.source = Source([("data", 8)])