---
description: |
- The openwifi project was announced in FOSDEM’20. It is the 1st opensource WiFi chip design which includes Verilog source code for the chip and C source code for the Linux driver. Currently the design runs on FPGA verification platform via SDR (Software Defined Radio) methodology. With the design running, the FPGA board could become WiFi AP, WiFi client, ad-hoc node or sniffer. Besides the standard WiFi functionality, it also has some special features, such as non-standard frequencies (<6GHz); CSI; IQ sample; configurable low MAC behavior; time slicing; etc.
+ Openwifi, announced in FOSDEM’20, is the 1st opensource WiFi chip design (802.11a/g/n) which includes Verilog source code for the chip and C source code for the Linux driver. Currently the design runs on FPGA verification platform via SDR (Software Defined Radio) methodology. With the design running, the FPGA board could become WiFi AP, WiFi client, ad-hoc node or sniffer. Besides the standard WiFi functionality (802.11a/g/n), it also has some special features, such as non-standard frequencies (<6GHz); CSI; IQ sample; configurable low MAC behavior; time slicing; etc.
<ul>
<li>802.11a/g/n</li>
website: https://github.com/open-sdr/openwifi
show_on_overview: true
chatroom: openwifi
----
\ No newline at end of file
+---