projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d480b93
)
support ignoring integer registers for ExpectedState
author
Jacob Lifshay
<programmerjake@gmail.com>
Wed, 11 Oct 2023 05:05:49 +0000
(22:05 -0700)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 7 Dec 2023 17:51:21 +0000
(17:51 +0000)
src/openpower/test/state.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/state.py
b/src/openpower/test/state.py
index d32f4b3efdd00338b1b224698346422310aa3a36..50a015208c587d167a0cb6ab3a92c614a0a90cb2 100644
(file)
--- a/
src/openpower/test/state.py
+++ b/
src/openpower/test/state.py
@@
-170,6
+170,8
@@
class State:
# Compare int registers
for i, (intreg, intreg2) in enumerate(
zip(self.intregs, s2.intregs)):
+ if intreg is None or intreg2 is None:
+ continue
log("asserting...reg", i, intreg, intreg2)
log("code, frepr(code)", self.code, repr(self.code))
self.dut.assertEqual(intreg, intreg2,