projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5ff60d2
)
abc9_ops: still emit delay table even box has no timing
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 14 Feb 2020 21:53:28 +0000
(13:53 -0800)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 27 Feb 2020 18:17:29 +0000
(10:17 -0800)
passes/techmap/abc9_ops.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/abc9_ops.cc
b/passes/techmap/abc9_ops.cc
index fc2f52157790ca48e6eebd23ee510b90a5626fa2..8337b61b1fde8dfa579218fc39e577c46d6efeed 100644
(file)
--- a/
passes/techmap/abc9_ops.cc
+++ b/
passes/techmap/abc9_ops.cc
@@
-669,10
+669,8
@@
void prep_box(RTLIL::Design *design, bool dff_mode)
ss << std::endl;
auto &t = timing.setup_module(module).comb;
- if (t.empty())
{
+ if (t.empty())
log_warning("(* abc9_box *) module '%s' has no timing (and thus no connectivity) information.\n", log_id(module));
- continue;
- }
for (const auto &o : outputs) {
first = true;