projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
094be83
)
(no commit message)
author
lkcl
<lkcl@web>
Sun, 7 Aug 2022 11:39:42 +0000
(12:39 +0100)
committer
IkiWiki
<ikiwiki.info>
Sun, 7 Aug 2022 11:39:42 +0000
(12:39 +0100)
openpower/sv.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv.mdwn
b/openpower/sv.mdwn
index d0a95fe599535433c375d6e037addce4b9f87917..b7598dd5ffdb0e8ffddd7f72a9dfcbc71e1821db 100644
(file)
--- a/
openpower/sv.mdwn
+++ b/
openpower/sv.mdwn
@@
-314,6
+314,8
@@
up-to-date. None of them require or depend on PackedSIMD VSX (or VMX).
Examples experiments future ideas discussion:
+* [Scalar register access](https://bugs.libre-soc.org/show_bug.cgi?id=905)
+ above r31 and CR7.
* [[sv/propagation]] Context propagation including svp64, swizzle and remap
* [[sv/masked_vector_chaining]]
* [[sv/discussion]]