projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bb6dc82)
add i2c casl reference
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 7 Mar 2018 13:26:18 +0000 (13:26 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 7 Mar 2018 13:26:18 +0000 (13:26 +0000)
shakti/m_class/I2C.mdwn patch | blob | history

diff --git a/shakti/m_class/I2C.mdwn b/shakti/m_class/I2C.mdwn
index 0c82462f22be1b77b3febc84071efd8e50d8cda8..a8d727b62a33a9784cf9e10a648e2b7336a14bf7 100644 (file)
--- a/shakti/m_class/I2C.mdwn
+++ b/shakti/m_class/I2C.mdwn
@@ -4,5 +4,6 @@
 * <https://github.com/sifive/sifive-blocks/tree/master/src/main/scala/devices/>
   includes GPIO, SPI, UART, JTAG, I2C, PinCtrl, UART and PWM.  Also included
   is a Watchdog Timer and others.
+* <https://bitbucket.org/casl/c-class/src/0e77398a030bfd705930d0f1b8b9b5050d76e265/src/peripherals/i2c/?at=master>
 * <http://opencores.org/project,i2c_master_slave>
 
http://libre-riscv.org ikiwiki