projects
/
nmigen.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3c8a02c
)
back.pysim: skip VCD signal population if VCD is not requested.
author
whitequark
<cz@m-labs.hk>
Fri, 14 Dec 2018 13:25:51 +0000
(13:25 +0000)
committer
whitequark
<cz@m-labs.hk>
Fri, 14 Dec 2018 13:32:30 +0000
(13:32 +0000)
nmigen/back/pysim.py
patch
|
blob
|
history
diff --git
a/nmigen/back/pysim.py
b/nmigen/back/pysim.py
index 18318b980e18bdf85f944b8d12d3a3ffb5e31310..88cd7a3a618d5671f88c1f31df66cdfbb5c02628 100644
(file)
--- a/
nmigen/back/pysim.py
+++ b/
nmigen/back/pysim.py
@@
-281,6
+281,9
@@
class Simulator:
normalize(signal.reset, signal.shape())
self._state.curr_dirty.add(signal)
+ if not self._vcd_writer:
+ continue
+
if signal not in self._vcd_signals:
self._vcd_signals[signal] = set()