power_enums: enable Rc-aware dsld/dsrd
authorDmitry Selyutin <ghostmansd@gmail.com>
Tue, 24 Jan 2023 18:47:09 +0000 (21:47 +0300)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 2 Jun 2023 18:51:16 +0000 (19:51 +0100)
src/openpower/decoder/power_enums.py

index e18bceb03c76fe5856327dc9604b3121a41508bb..b7f0278381811137dfc9a88472e60cb0efc9e8ef 100644 (file)
@@ -711,7 +711,7 @@ _insns = [
     "divmod2du",
     "divw", "divwe", "divweo",
     "divweu", "divweuo", "divwo", "divwu", "divwuo",
-    "dsld", "dsrd",
+    "dsld", "dsld.", "dsrd", "dsrd.",
     "eieio", "eqv",
     "extsb", "extsh", "extsw", "extswsli",
     "fadd", "fadds", "fsub", "fsubs",                   # FP add / sub