(no commit message)

diff --git a/HDL_workflow.mdwn b/HDL_workflow.mdwn
index 3dbc980698d206d91729da5de4b44e795992cd1f..25e2562da0f75157e4bdad10ea2911d56fe54a69 100644 (file)
--- a/HDL_workflow.mdwn
+++ b/HDL_workflow.mdwn
@@ -147,3 +147,4 @@ The reasons for doing a proper modularisation job are several-fold:
 
 Find appropriate tutorials for nmigen and yosys, as well as symbiyosys.
 
+* Although a verilog example this is very useful to do <https://symbiyosys.readthedocs.io/en/latest/quickstart.html#first-step-a-simple-bmc-example>