projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
00964e9
)
autoname: do not autoname ports
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 14 Jan 2020 18:13:29 +0000
(10:13 -0800)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 14 Jan 2020 18:13:29 +0000
(10:13 -0800)
passes/cmds/autoname.cc
patch
|
blob
|
history
diff --git
a/passes/cmds/autoname.cc
b/passes/cmds/autoname.cc
index 4614a81534cb173e2bd2ba5a2a6babc8beede87e..50632201e52fa6cb5419cada62b38b08d760b7f9 100644
(file)
--- a/
passes/cmds/autoname.cc
+++ b/
passes/cmds/autoname.cc
@@
-56,7
+56,7
@@
int autoname_worker(Module *module)
for (auto &conn : cell->connections()) {
string suffix = stringf("_%s", log_id(conn.first));
for (auto bit : conn.second)
- if (bit.wire != nullptr && bit.wire->name[0] == '$') {
+ if (bit.wire != nullptr && bit.wire->name[0] == '$'
&& !bit.wire->port_id
) {
IdString new_name(cell->name.str() + suffix);
int score = wire_score.at(bit.wire);
if (cell->output(conn.first)) score = 0;