projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 4a5c66b)
store integer results in expected array
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 11 Oct 2023 11:20:58 +0000 (12:20 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 22 Dec 2023 19:26:21 +0000 (19:26 +0000)
src/openpower/decoder/isa/test_caller_svp64_matrix.py patch | blob | history

diff --git a/src/openpower/decoder/isa/test_caller_svp64_matrix.py b/src/openpower/decoder/isa/test_caller_svp64_matrix.py
index 31518f44a9e7c72b7392078fb6aea4dbdb81e157..5e015016be7f5d56e5202baf212dee71b8023e52 100644 (file)
--- a/src/openpower/decoder/isa/test_caller_svp64_matrix.py
+++ b/src/openpower/decoder/isa/test_caller_svp64_matrix.py
@@ -85,8 +85,11 @@ class DecoderTestCase(FHDLTestCase):
             print("spr svshape1", sim.spr['SVSHAPE1'])
             print("spr svshape2", sim.spr['SVSHAPE2'])
             print("spr svshape3", sim.spr['SVSHAPE3'])
+            expected = []
             for i in range(4):
-                print("maddld-matrix i", i, sim.gpr(i).asint())
+                expected.append(sim.gpr(i).asint())
+            for i in range(4):
+                print("maddld-matrix i", i, expected[i])
             # confirm that the results are as expected
             # for i, (t, u) in enumerate(res):
             #    self.assertEqual(sim.fpr(i+2), t)