projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0250712
)
Fix spacing
author
Eddie Hung
<eddie@fpgeh.com>
Wed, 21 Aug 2019 19:54:11 +0000
(12:54 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Wed, 21 Aug 2019 19:54:11 +0000
(12:54 -0700)
passes/pmgen/xilinx_srl.cc
patch
|
blob
|
history
diff --git
a/passes/pmgen/xilinx_srl.cc
b/passes/pmgen/xilinx_srl.cc
index 2d052534dd3dde4440cec6b08c4d313dd0558ba8..bfda55af0a26b5000ec0dc63142ecc347d884ccb 100644
(file)
--- a/
passes/pmgen/xilinx_srl.cc
+++ b/
passes/pmgen/xilinx_srl.cc
@@
-93,7
+93,7
@@
struct XilinxSrlPass : public Pass {
{
log_header(design, "Executing XILINX_SRL pass (Xilinx shift register extraction).\n");
- int minlen = 3;
+
int minlen = 3;
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)
@@
-106,7
+106,7
@@
struct XilinxSrlPass : public Pass {
}
extra_args(args, argidx, design);
- auto f = std::bind(reduce_chain, std::placeholders::_1, minlen);
+
auto f = std::bind(reduce_chain, std::placeholders::_1, minlen);
for (auto module : design->selected_modules())
while (xilinx_srl_pm(module, module->selected_cells()).run_reduce(f)) {}
}