projects / mesa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 725fb36)
anv/meta: Fix sample mask in clear pipelines
authorChad Versace <chad.versace@intel.com>
Tue, 26 Jan 2016 19:01:24 +0000 (11:01 -0800)
committerChad Versace <chad.versace@intel.com>
Tue, 26 Jan 2016 19:04:44 +0000 (11:04 -0800)
Once we begin emitting the correct sample mask,
genX_3DSTATE_SAMPLE_MASK_pack will hit an assertion if the mask contains
too many bits.

src/vulkan/anv_meta_clear.c patch | blob | history

diff --git a/src/vulkan/anv_meta_clear.c b/src/vulkan/anv_meta_clear.c
index 470b13480d803709037ab23d8706749dd94aa3ce..ac369e9f9be2747be6c409bce8f4c875cc86c8b7 100644 (file)
--- a/src/vulkan/anv_meta_clear.c
+++ b/src/vulkan/anv_meta_clear.c
@@ -178,7 +178,7 @@ create_pipeline(struct anv_device *device,
             .sType = VK_STRUCTURE_TYPE_PIPELINE_MULTISAMPLE_STATE_CREATE_INFO,
             .rasterizationSamples = 1, /* FINISHME: Multisampling */
             .sampleShadingEnable = false,
-            .pSampleMask = (VkSampleMask[]) { UINT32_MAX },
+            .pSampleMask = (VkSampleMask[]) { 0x1 },
             .alphaToCoverageEnable = false,
             .alphaToOneEnable = false,
          },