projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
66763fa
)
Fixed module->addPmux()
author
Clifford Wolf
<clifford@clifford.at>
Sat, 30 Aug 2014 16:17:22 +0000
(18:17 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Sat, 30 Aug 2014 16:17:22 +0000
(18:17 +0200)
kernel/rtlil.cc
patch
|
blob
|
history
diff --git
a/kernel/rtlil.cc
b/kernel/rtlil.cc
index df4d8b0926fb272ee3e1b088ef802427aca817c9..7ba6911a2b95b5021b416ebccbc1388d9b24ccb6 100644
(file)
--- a/
kernel/rtlil.cc
+++ b/
kernel/rtlil.cc
@@
-1309,7
+1309,6
@@
DEF_METHOD(LogicOr, 1, "$logic_or")
RTLIL::Cell* RTLIL::Module::add ## _func(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s, RTLIL::SigSpec sig_y) { \
RTLIL::Cell *cell = addCell(name, _type); \
cell->parameters["\\WIDTH"] = sig_a.size(); \
- cell->parameters["\\WIDTH"] = sig_b.size(); \
if (_pmux) cell->parameters["\\S_WIDTH"] = sig_s.size(); \
cell->setPort("\\A", sig_a); \
cell->setPort("\\B", sig_b); \