projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
22fe931
)
take skip wire bits into account
author
Miodrag Milanovic
<mmicko@gmail.com>
Wed, 1 Jan 2020 15:13:14 +0000
(16:13 +0100)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Wed, 1 Jan 2020 15:13:14 +0000
(16:13 +0100)
passes/techmap/iopadmap.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/iopadmap.cc
b/passes/techmap/iopadmap.cc
index 47da98b067e59caeecd36683a7c7a80ed6c61046..531ac2b99efc65d6d0b7e79b82061b0c41e7d01e 100644
(file)
--- a/
passes/techmap/iopadmap.cc
+++ b/
passes/techmap/iopadmap.cc
@@
-234,6
+234,9
@@
struct IopadmapPass : public Pass {
SigBit wire_bit(wire, i);
Cell *tbuf_cell = nullptr;
+ if (skip_wire_bits.count(wire_bit))
+ continue;
+
if (tbuf_bits.count(wire_bit))
tbuf_cell = tbuf_bits.at(wire_bit);