(no commit message)

diff --git a/docs/pinmux.mdwn b/docs/pinmux.mdwn
index f45e3addbe55d01ae3581feea8053cc174b60593..b1e0f17ab48353867753ff100ddedd280dc6eb6f 100644 (file)
--- a/docs/pinmux.mdwn
+++ b/docs/pinmux.mdwn
@@ -237,3 +237,15 @@ An HDL Module may now be created, which, if given
 a platform instance during elaboration, may request
 a UART (caveat below):
 
+    from nmigen import Elaboratable, Module, Signal
+
+    class Blinker(Elaboratable): 
+      def elaborate(self, platform):
+          m = Module()
+          # get the UART resource, mess with the output tx
+          uart = platform.request('uart')
+          intermediary = Signal()
+          m.d.comb += uart.tx.eq(intermediary)
+          m.d.comb += intermediary.eq(uart.rx)
+ 
+          return m