[libre-riscv-dev] [Bug 174] NLNet 2019 Formal Standards OpenPOWER proposal 2019-10-046
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Wed, 15 Apr 2020 12:14:29 +0000 (12:14 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Wed, 15 Apr 2020 12:14:30 +0000 (13:14 +0100)
e6/5bff020a1b91b37a3574efe0f2ab1342c33233 [new file with mode: 0644]

diff --git a/e6/5bff020a1b91b37a3574efe0f2ab1342c33233 b/e6/5bff020a1b91b37a3574efe0f2ab1342c33233
new file mode 100644 (file)
index 0000000..1a3971b
--- /dev/null
@@ -0,0 +1,70 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Wed, 15 Apr 2020 13:14:32 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+       by libre-soc.org with esmtp (Exim 4.89)
+       (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+       id 1jOgw2-0000QE-Pe; Wed, 15 Apr 2020 13:14:30 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jOgw0-0000Py-Vi
+ for libre-riscv-dev@lists.libre-riscv.org; Wed, 15 Apr 2020 13:14:29 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Wed, 15 Apr 2020 12:14:29 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Milestones
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: IN_PROGRESS
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: addw@phcomp.co.uk
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: bug_status
+Message-ID: <bug-174-13-h6tEc6HzbK@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-174-13@https.bugs.libre-soc.org/>
+References: <bug-174-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 174] NLNet 2019 Formal Standards OpenPOWER
+ proposal 2019-10-046
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTE3NAoKTHVrZSBLZW5u
+ZXRoIENhc3NvbiBMZWlnaHRvbiA8bGtjbEBsa2NsLm5ldD4gY2hhbmdlZDoKCiAgICAgICAgICAg
+V2hhdCAgICB8UmVtb3ZlZCAgICAgICAgICAgICAgICAgICAgIHxBZGRlZAotLS0tLS0tLS0tLS0t
+LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
+LS0tLS0tCiAgICAgICAgICAgICBTdGF0dXN8Q09ORklSTUVEICAgICAgICAgICAgICAgICAgIHxJ
+Tl9QUk9HUkVTUwoKLS0tIENvbW1lbnQgIzUgZnJvbSBMdWtlIEtlbm5ldGggQ2Fzc29uIExlaWdo
+dG9uIDxsa2NsQGxrY2wubmV0PiAtLS0KcmVjZWl2ZWQgc2lnbmVkIE1vVSBmcm9tIEJvYiBHb3Vk
+cmlhYW4gYXQgTkxOZXQgKHdpdGggdGhhbmtzIGFuZCBncmF0aXR1ZGUpCgotLSAKWW91IGFyZSBy
+ZWNlaXZpbmcgdGhpcyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIENDIGxpc3QgZm9yIHRo
+ZSBidWcuCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxp
+YnJlLXJpc2N2LWRldiBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJlLXJp
+c2N2Lm9yZwpodHRwOi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4vbGlzdGluZm8vbGli
+cmUtcmlzY3YtZGV2Cg==
+