projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
309684a
)
Comment out SB_MAC16 arrival time for now, need to handle all its modes
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 29 Aug 2019 02:09:29 +0000
(19:09 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 29 Aug 2019 02:09:29 +0000
(19:09 -0700)
techlibs/ice40/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/ice40/cells_sim.v
b/techlibs/ice40/cells_sim.v
index f4cc342ebda416c5b4736107bb5d5cc8221be55f..8e5e0358e33e0d80b9a3f7616ab1a1cd688eef79 100644
(file)
--- a/
techlibs/ice40/cells_sim.v
+++ b/
techlibs/ice40/cells_sim.v
@@
-1445,7
+1445,7
@@
module SB_MAC16 (
input ADDSUBTOP, ADDSUBBOT,
input OHOLDTOP, OHOLDBOT,
input CI, ACCUMCI, SIGNEXTIN,
- `ABC_ARRIVAL_U(1984) // https://github.com/cliffordwolf/icestorm/blob/95949315364f8d9b0c693386aefadf44b28e2cf6/icefuzz/timings_up5k.txt#L587
+ //`ABC_ARRIVAL_U(1984) // https://github.com/cliffordwolf/icestorm/blob/95949315364f8d9b0c693386aefadf44b28e2cf6/icefuzz/timings_up5k.txt#L13026
output [31:0] O,
output CO, ACCUMCO, SIGNEXTOUT
);