mention benefits of nmigen over MyHDL, ability to use full python OO

diff --git a/README.md b/README.md
index 401983aa9c4d2b6b384dce4af3b796cd45467ecf..5deda3d4f0bd498aecebc02259d925b7bcebeea8 100644 (file)
--- a/README.md
+++ b/README.md
@@ -55,9 +55,11 @@ The development of nMigen has been supported by [M-Labs][] and
 nMigen is *not* a "Python-to-FPGA" conventional high level synthesis
 (HLS) tool. It will *not* take a Python program as input and generate a
 hardware implementation of it. If you prefer this style of HLS, you may
-wish to try [MyHDL](https://myhdl.org). In nMigen, the Python program is
-executed by a regular Python interpreter, and it emits explicit statements
-in the FHDL domain-specific language.  Writing a conventional HLS tool,
+wish to try [MyHDL](https://myhdl.org). In nMigen, the Python program
+is executed by a regular Python interpreter, and it emits explicit
+statements in the FHDL domain-specific language. Therefore, unlike MyHDL
+(which is restricted to a subset of python), it is possible to use the
+full OO power of python to create HDL.  Writing a conventional HLS tool,
 similar to MyHDL, that uses nMigen as an internal component might be a
 good idea, on the other hand :)