projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8ec39aa
)
(no commit message)
author
lkcl
<lkcl@web>
Sun, 24 Apr 2022 21:32:25 +0000
(22:32 +0100)
committer
IkiWiki
<ikiwiki.info>
Sun, 24 Apr 2022 21:32:25 +0000
(22:32 +0100)
openpower/sv/biginteger/analysis.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/biginteger/analysis.mdwn
b/openpower/sv/biginteger/analysis.mdwn
index 1f422337cc799f4329cd348f2083139e6edac8dc..5b56081de2bd66efa20cb838d2bb696864767a02 100644
(file)
--- a/
openpower/sv/biginteger/analysis.mdwn
+++ b/
openpower/sv/biginteger/analysis.mdwn
@@
-390,3
+390,13
@@
puts the modulo back in as the hi-half of a 128/64-bit divide.
By a nice coincidence this is exactly the same 128/64-bit operation
needed for the `qhat` estimate if it may produce both the quotient and
the remainder.
+
+`divrem2du RT,RA,RB,RC`
+
+ divisor = (RC) || (RB)
+ dividend = EXTZ128(RA)
+ RT = UDIV(dividend, divisor)
+ RS = UREM(dividend, divisor)
+
+Again, using EXTRA mode bit 8 allows for selecting whether RS=RC or
+RS=RT+VL.