projects
/
litex.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e96eba4
)
integration/builder: fix building for SoCSDRAM-based targets when SDRAM is disabled
author
Sebastien Bourdeauducq
<sb@m-labs.hk>
Wed, 14 Oct 2015 03:09:53 +0000
(11:09 +0800)
committer
Sebastien Bourdeauducq
<sb@m-labs.hk>
Wed, 14 Oct 2015 03:09:53 +0000
(11:09 +0800)
Reported by Florent Kermarrec
misoc/integration/builder.py
patch
|
blob
|
history
diff --git
a/misoc/integration/builder.py
b/misoc/integration/builder.py
index 44138ea302e0e13422390138e13bc4d96629070e..ef89eaf636c66362a9f211246bbec2dceced2363 100644
(file)
--- a/
misoc/integration/builder.py
+++ b/
misoc/integration/builder.py
@@
-53,7
+53,7
@@
class Builder:
flash_boot_address = getattr(self.soc, "flash_boot_address", None)
csr_regions = self.soc.get_csr_regions()
constants = self.soc.get_constants()
- if isinstance(self.soc, soc_sdram.SoCSDRAM):
+ if isinstance(self.soc, soc_sdram.SoCSDRAM)
and self.soc._sdram_phy
:
sdram_phy_settings = self.soc._sdram_phy[0].settings
else:
sdram_phy_settings = None