projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7fc7425
)
(no commit message)
author
lkcl
<lkcl@web>
Sat, 15 Apr 2023 22:31:42 +0000
(23:31 +0100)
committer
IkiWiki
<ikiwiki.info>
Sat, 15 Apr 2023 22:31:42 +0000
(23:31 +0100)
openpower/sv/remap.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/remap.mdwn
b/openpower/sv/remap.mdwn
index 2bc8a598f96c56a770b254f8f1a31f4b3fa87e03..c7c0a76f55a08f5ea6080322b764f8217e73eb60 100644
(file)
--- a/
openpower/sv/remap.mdwn
+++ b/
openpower/sv/remap.mdwn
@@
-93,7
+93,7
@@
it is possible to service Precise Interrupts without affecting latency
and very few Packed SIMD ISAs cope with non-Power-2.
* REMAP **redefines** the order of access according to set
(Deterministic) "Schedules".
-*
The
Schedules are not at all restricted to power-of-two boundaries
+*
Matrix
Schedules are not at all restricted to power-of-two boundaries
making it unnecessary to have for example specialised 3x4 transpose
instructions of other Vector ISAs.