projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f321a1c
)
(no commit message)
author
lkcl
<lkcl@web>
Sat, 26 Mar 2022 10:11:49 +0000
(10:11 +0000)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Sun, 27 Mar 2022 07:08:34 +0000
(
00:08
-0700)
shakti/m_class/DDR.mdwn
patch
|
blob
|
history
diff --git
a/shakti/m_class/DDR.mdwn
b/shakti/m_class/DDR.mdwn
index ff76057b04a0e3def7da4abf57e1319400c8e7da..84fd205f6c86d9e36bcf6f7d91d039d20a2fe840 100644
(file)
--- a/
shakti/m_class/DDR.mdwn
+++ b/
shakti/m_class/DDR.mdwn
@@
-2,4
+2,6
@@
* <https://github.com/enjoy-digital/litedram> - controller inc. DDR3 / LPDDR3
* <https://www.ohwr.org/projects/ddr3-sp6-core/wiki/wiki> - CERN DDR3 ctrl
-* Symbiotic EDA: DDR3 PHY available for $300k.
+* <https://www.linkedin.com/in/michael-taylor-32212816/> working on DDR3 IO Cells
+* <https://github.com/waviousllc/wav-lpddr-hw>
+