projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 71121f7)
extra debug print
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 15 May 2021 19:16:45 +0000 (20:16 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 15 May 2021 19:16:45 +0000 (20:16 +0100)
src/openpower/decoder/isa/caller.py patch | blob | history

diff --git a/src/openpower/decoder/isa/caller.py b/src/openpower/decoder/isa/caller.py
index 6baac55f2a5338608ebdd9264963b72bf7f55b67..c3e2e9a4fff919d13b51abf06af43a864b0ba10f 100644 (file)
--- a/src/openpower/decoder/isa/caller.py
+++ b/src/openpower/decoder/isa/caller.py
@@ -367,6 +367,8 @@ def get_pdecode_idx_in(dec2, name):
                                      in3, in3_isvec)
     print ("get_pdecode_idx_in FRS in3", name, in3_sel, In3Sel.FRS.value,
                                      in3, in3_isvec)
+    print ("get_pdecode_idx_in FRC in3", name, in3_sel, In3Sel.FRC.value,
+                                     in3, in3_isvec)
     # identify which regnames map to in1/2/3
     if name == 'RA':
         if (in1_sel == In1Sel.RA.value or