(no commit message)

diff --git a/HDL_workflow.mdwn b/HDL_workflow.mdwn
index 663296d3cb88184779ad2c0a6a020255b8c8e9ef..3a9e574e3e67950f0da37cc16f5fc34c429c4d21 100644 (file)
--- a/HDL_workflow.mdwn
+++ b/HDL_workflow.mdwn
@@ -148,3 +148,6 @@ The reasons for doing a proper modularisation job are several-fold:
 Find appropriate tutorials for nmigen and yosys, as well as symbiyosys.
 
 * Although a verilog example this is very useful to do <https://symbiyosys.readthedocs.io/en/latest/quickstart.html#first-step-a-simple-bmc-example>
+* There exist several nmigen examples which are also executable <https://github.com/m-labs/nmigen/tree/master/examples/>
+* This tutorial looks pretty good and will get you started <http://blog.lambdaconcept.com/doku.php?id=nmigen:nmigen_install> and walks not just through simulation, it takes you through using gtkwave as well.
+