projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
95ac484
)
Disabled RTLIL::SigSpec::check() in release builds
author
Clifford Wolf
<clifford@clifford.at>
Wed, 23 Jul 2014 19:42:44 +0000
(21:42 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Wed, 23 Jul 2014 19:42:44 +0000
(21:42 +0200)
kernel/rtlil.cc
patch
|
blob
|
history
diff --git
a/kernel/rtlil.cc
b/kernel/rtlil.cc
index 7d630b352fef0c337e1bd12fa4beb8af7203a72e..b0958bd0db4f474d4611ee2cd7a9b6ab1fba65b4 100644
(file)
--- a/
kernel/rtlil.cc
+++ b/
kernel/rtlil.cc
@@
-1808,6
+1808,7
@@
RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const
void RTLIL::SigSpec::check() const
{
+#ifndef NDEBUG
if (packed())
{
int w = 0;
@@
-1836,6
+1837,7
@@
void RTLIL::SigSpec::check() const
assert(width_ == SIZE(bits_));
assert(chunks_.empty());
}
+#endif
}
bool RTLIL::SigSpec::operator <(const RTLIL::SigSpec &other) const