projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 103ce70)
fixedlogical: switch prtyw to XLEN
authorDmitry Selyutin <dmitry.selyutin@3mdeb.com>
Wed, 25 Aug 2021 15:03:59 +0000 (15:03 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 30 Aug 2021 13:16:23 +0000 (14:16 +0100)
openpower/isa/fixedlogical.mdwn patch | blob | history

diff --git a/openpower/isa/fixedlogical.mdwn b/openpower/isa/fixedlogical.mdwn
index a15908f4097f35e7c664ba8a86feaca5c30c7895..2838acfefd258ef75f34d0a1f2fef1237b908796 100644 (file)
--- a/openpower/isa/fixedlogical.mdwn
+++ b/openpower/isa/fixedlogical.mdwn
@@ -371,12 +371,12 @@ Pseudo-code:
 
     s <- 0
     t <- 0
-    do i = 0 to 3
+    do i = 0 to ((XLEN/8/2)-1)
         s <-  s ^ (RS)[i*8+7]
-    do i = 4 to 7
+    do i = 4 to ((XLEN/8)-1)
         t <-  t ^ (RS)[i*8+7]
-    RA[0:31] <- [0]*31 || s
-    RA[32:63] <- [0]*31 || t
+    RA[0:(XLEN/2)-1] <- [0]*((XLEN/2)-1) || s
+    RA[XLEN/2:XLEN-1] <- [0]*((XLEN/2)-1) || t
 
 Special Registers Altered: