Merge pull request #834 from YosysHQ/clifford/siminit
authorClifford Wolf <clifford@clifford.at>
Thu, 28 Feb 2019 23:03:55 +0000 (15:03 -0800)
committerGitHub <noreply@github.com>
Thu, 28 Feb 2019 23:03:55 +0000 (15:03 -0800)
Add "write_verilog -siminit"


Trivial merge