projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
133c0a0
)
(no commit message)
author
lkcl
<lkcl@web>
Sun, 3 Jul 2022 12:34:41 +0000
(13:34 +0100)
committer
IkiWiki
<ikiwiki.info>
Sun, 3 Jul 2022 12:34:41 +0000
(13:34 +0100)
openpower/sv/vector_isa_comparison.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/vector_isa_comparison.mdwn
b/openpower/sv/vector_isa_comparison.mdwn
index 55e28b2fcfed414e7ac2616adeeff375804f739c..5accba3450926b75f64d7121fed946f25ddc97fb 100644
(file)
--- a/
openpower/sv/vector_isa_comparison.mdwn
+++ b/
openpower/sv/vector_isa_comparison.mdwn
@@
-55,7
+55,8
@@
of a Vector Processor. Transcendentals can be added as a sub-RFC.
There is considerable confusion surrounding Vector ISAs
because of a mis-use of the word "Vector" in the marketing
-material of most well-known Packed SIMD ISAs. These Packed
+material of most well-known Packed SIMD ISAs of the past 3
+decades. These Packed
SIMD ISAs used features "inspired" from Scalable Vector ISAs.
* PackedSIMD VSX. VSX, which has the word "Vector" in its name,