projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9cb0456
)
Don't copy ref if exists already
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 19 Jul 2019 15:45:35 +0000
(08:45 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Fri, 19 Jul 2019 15:45:35 +0000
(08:45 -0700)
techlibs/ice40/tests/test_dsp_model.sh
patch
|
blob
|
history
diff --git
a/techlibs/ice40/tests/test_dsp_model.sh
b/techlibs/ice40/tests/test_dsp_model.sh
index 1bc0cc68830a95d82f6bcd333916e7c678f7a50f..2d42c23ad3c7b6d938049d03b5aa500a008218f6 100644
(file)
--- a/
techlibs/ice40/tests/test_dsp_model.sh
+++ b/
techlibs/ice40/tests/test_dsp_model.sh
@@
-1,7
+1,9
@@
#!/bin/bash
set -ex
sed 's/SB_MAC16/SB_MAC16_UUT/; /SB_MAC16_UUT/,/endmodule/ p; d;' < ../cells_sim.v > test_dsp_model_uut.v
-cat /opt/lscc/iCEcube2.2017.01/verilog/sb_ice_syn.v > test_dsp_model_ref.v
+if [ ! -f "test_dsp_model_ref.v" ]; then
+ cat /opt/lscc/iCEcube2.2017.01/verilog/sb_ice_syn.v > test_dsp_model_ref.v
+fi
for tb in testbench \
testbench_comb_8x8_A testbench_comb_8x8_B testbench_comb_16x16 \
testbench_seq_16x16_A testbench_seq_16x16_B