projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 6bff60f)
(no commit message)
authorlkcl <lkcl@web>
Fri, 6 May 2022 11:45:07 +0000 (12:45 +0100)
committerIkiWiki <ikiwiki.info>
Fri, 6 May 2022 11:45:07 +0000 (12:45 +0100)
openpower/sv/SimpleV_rationale.mdwn patch | blob | history

diff --git a/openpower/sv/SimpleV_rationale.mdwn b/openpower/sv/SimpleV_rationale.mdwn
index cfe180600b867e44a74fde94db4c74f84b5d8627..5473fea1155ea05e0bb50e7727c2eabcacb10749 100644 (file)
--- a/openpower/sv/SimpleV_rationale.mdwn
+++ b/openpower/sv/SimpleV_rationale.mdwn
@@ -488,7 +488,7 @@ can be proposed.  These are:
 
 * [ZOLC: Zero-Overhead Loop Control]()
 * [OpenCAPI and Extra-V](https://dl.acm.org/doi/abs/10.14778/3137765.3137776)
-* [Snitch]()
+* [Snitch](https://arxiv.org/abs/2002.10143)
 
 
 
http://libre-riscv.org ikiwiki