projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e708887
)
(no commit message)
author
lkcl
<lkcl@web>
Sat, 7 May 2022 16:43:38 +0000
(17:43 +0100)
committer
IkiWiki
<ikiwiki.info>
Sat, 7 May 2022 16:43:38 +0000
(17:43 +0100)
openpower/sv/SimpleV_rationale.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/SimpleV_rationale.mdwn
b/openpower/sv/SimpleV_rationale.mdwn
index b6ee4150ddc929b714dda30218ff34303ef0a148..bd7a8df2f94475e7ac6e85e558a54fcfbd975bb9 100644
(file)
--- a/
openpower/sv/SimpleV_rationale.mdwn
+++ b/
openpower/sv/SimpleV_rationale.mdwn
@@
-332,7
+332,7
@@
Sum)
early-exit from Arithmetic operation looping?"
* over 500 Branch-Conditional Modes emerge from application of
Boolean Logic in a Vector context, on top of an already-powerful
- Scalar Branch-Conditional
instruction.
+ Scalar Branch-Conditional
/Counter instruction
**What is missing from Power Scalar ISA that a Vector ISA needs?**