(no commit message)

diff --git a/openpower/sv/overview/discussion.mdwn b/openpower/sv/overview/discussion.mdwn
index ca45a8515fc13ca0cff644bc5cf0a7bb3c51719c..fc84c0a8504a3eb408543dd46c5a019624e562f1 100644 (file)
--- a/openpower/sv/overview/discussion.mdwn
+++ b/openpower/sv/overview/discussion.mdwn
@@ -229,3 +229,16 @@ confirming the definition of registers (RA as the same example):
      W0 = H0||H1, W1 = H2||H3
      D0 = W0||W1
      RA = D0
+
+If we then perform the following **arithmetic** operations (assuming
+starting all zeros):
+
+    RA = 1 << 63
+    RB = 128
+    RT = 3 + 4
+
+The following bits are set (all others zero):
+
+    RA.b0 = 1    RA.B0 = 0x80  RA.H0 = 0x8000  RA.W0 = 0x80000000
+    RB.b56 = 1   RB.B7 = 0x08  RB.H3 = 0x0008  RB.W1 = 0x00000008
+    RT.b61-3 = 1 RT.B7 = 0x07  RT.H3 = 0x0007  RT.W1 = 0x00000007