projects
/
gem5.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
(from parent 2:
f8ac16b
)
Merged with Gabe's changeset.
author
Nilay Vaish
<nilay@cs.wisc.edu>
Mon, 25 Jul 2011 23:31:30 +0000
(18:31 -0500)
committer
Nilay Vaish
<nilay@cs.wisc.edu>
Mon, 25 Jul 2011 23:31:30 +0000
(18:31 -0500)
configs/ruby/MI_example.py
patch
|
blob
|
history
diff --git
a/configs/ruby/MI_example.py
b/configs/ruby/MI_example.py
index 4ea5e599344b6fcadc251f29a2e5d942d82d7c64..fcee35f00671eaac7f60a4631dae15de24ae6013 100644
(file)
--- a/
configs/ruby/MI_example.py
+++ b/
configs/ruby/MI_example.py
@@
-149,9
+149,9
@@
def create_system(options, system, piobus, dma_devices, ruby_system):
exec("system.dma_cntrl%d = dma_cntrl" % i)
if dma_device.type == 'MemTest':
- system.dma_cntrl.dma_sequencer.port = dma_device.test
+ exec("system.dma_cntrl%d.dma_sequencer.port = dma_device.test" % i)
else:
- system.dma_cntrl.dma_sequencer.port = dma_device.dma
+ exec("system.dma_cntrl%d.dma_sequencer.port = dma_device.dma" % i)
dma_cntrl.dma_sequencer.port = dma_device.dma
dma_cntrl_nodes.append(dma_cntrl)