projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
b29f26f
)
Do not swap if equals
author
Eddie Hung
<eddie@fpgeh.com>
Mon, 15 Jul 2019 23:52:37 +0000
(16:52 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Mon, 15 Jul 2019 23:52:37 +0000
(16:52 -0700)
techlibs/common/mul2dsp.v
patch
|
blob
|
history
diff --git
a/techlibs/common/mul2dsp.v
b/techlibs/common/mul2dsp.v
index 0a87716d951839928cd024cb04a14abf7690bcb3..046f84320fa06714ca8ad05cdaab2433d3aea251 100644
(file)
--- a/
techlibs/common/mul2dsp.v
+++ b/
techlibs/common/mul2dsp.v
@@
-33,7
+33,7
@@
module \$mul (A, B, Y);
output [Y_WIDTH-1:0] Y;
\r
\r
generate
\r
- if (
B_WIDTH < A
_WIDTH)
\r
+ if (
A_WIDTH >= B
_WIDTH)
\r
\$__mul_gen #(
\r
.A_SIGNED(A_SIGNED),
\r
.B_SIGNED(B_SIGNED),
\r