projects / binutils-gdb.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 630e5a2)
LoongArch: Fix loongarch32 test fails
authormengqinggang <mengqinggang@loongson.cn>
Sun, 23 Apr 2023 01:55:46 +0000 (09:55 +0800)
committerliuzhensong <liuzhensong@loongson.cn>
Sun, 23 Apr 2023 02:04:07 +0000 (10:04 +0800)
Regenerated macro_op_32.d and add skip loongarch64-*-*.

gas/ChangeLog:

* testsuite/gas/loongarch/macro_op_32.d: Regenerated.

ld/ChangeLog:

* testsuite/ld-loongarch-elf/macro_op_32.d: Regenerated.

gas/testsuite/gas/loongarch/macro_op_32.d patch | blob | history
ld/testsuite/ld-loongarch-elf/macro_op_32.d patch | blob | history

diff --git a/gas/testsuite/gas/loongarch/macro_op_32.d b/gas/testsuite/gas/loongarch/macro_op_32.d
index 145d852b2bee3beed4b7171bc5d362017dde35f3..a78c4579ee901931f4fe24f837d76908e1fd22b8 100644 (file)
--- a/gas/testsuite/gas/loongarch/macro_op_32.d
+++ b/gas/testsuite/gas/loongarch/macro_op_32.d
@@ -7,19 +7,19 @@
 
 Disassembly of section .text:
 
-00000000.* <.text>:
+00000000.* <.L1>:
 [      ]+0:[   ]+00150004[     ]+move[         ]+\$a0,[        ]+\$zero
 [      ]+4:[   ]+02bffc04[     ]+addi.w[       ]+\$a0,[        ]+\$zero,[      ]+-1\(0xfff\)
 [      ]+8:[   ]+00150004[     ]+move[         ]+\$a0,[        ]+\$zero
 [      ]+c:[   ]+02bffc04[     ]+addi.w[       ]+\$a0,[        ]+\$zero,[      ]+-1\(0xfff\)
 [      ]+10:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+10:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+10:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+14:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+14:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+14:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+18:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+18:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+18:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+1c:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+1c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+1c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+20:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
 [      ]+20:[  ]+R_LARCH_PCALA_HI20[   ]+.text
 [      ]+24:[  ]+02800084[     ]+addi.w[       ]+\$a0,[        ]+\$a0,[        ]+0
@@ -34,9 +34,9 @@ Disassembly of section .text:
 [      ]+34:[  ]+02800084[     ]+addi.w[       ]+\$a0,[        ]+\$a0,[        ]+0
 [      ]+34:[  ]+R_LARCH_PCALA_LO12[   ]+.text
 [      ]+38:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+38:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+38:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+3c:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+3c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+3c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+40:[  ]+14000004[     ]+lu12i.w[      ]+\$a0,[        ]+0
 [      ]+40:[  ]+R_LARCH_TLS_LE_HI20[  ]+TLS1
 [      ]+44:[  ]+03800084[     ]+ori[  ]+\$a0,[        ]+\$a0,[        ]+0x0
diff --git a/ld/testsuite/ld-loongarch-elf/macro_op_32.d b/ld/testsuite/ld-loongarch-elf/macro_op_32.d
index 145d852b2bee3beed4b7171bc5d362017dde35f3..a78c4579ee901931f4fe24f837d76908e1fd22b8 100644 (file)
--- a/ld/testsuite/ld-loongarch-elf/macro_op_32.d
+++ b/ld/testsuite/ld-loongarch-elf/macro_op_32.d
@@ -7,19 +7,19 @@
 
 Disassembly of section .text:
 
-00000000.* <.text>:
+00000000.* <.L1>:
 [      ]+0:[   ]+00150004[     ]+move[         ]+\$a0,[        ]+\$zero
 [      ]+4:[   ]+02bffc04[     ]+addi.w[       ]+\$a0,[        ]+\$zero,[      ]+-1\(0xfff\)
 [      ]+8:[   ]+00150004[     ]+move[         ]+\$a0,[        ]+\$zero
 [      ]+c:[   ]+02bffc04[     ]+addi.w[       ]+\$a0,[        ]+\$zero,[      ]+-1\(0xfff\)
 [      ]+10:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+10:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+10:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+14:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+14:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+14:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+18:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+18:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+18:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+1c:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+1c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+1c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+20:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
 [      ]+20:[  ]+R_LARCH_PCALA_HI20[   ]+.text
 [      ]+24:[  ]+02800084[     ]+addi.w[       ]+\$a0,[        ]+\$a0,[        ]+0
@@ -34,9 +34,9 @@ Disassembly of section .text:
 [      ]+34:[  ]+02800084[     ]+addi.w[       ]+\$a0,[        ]+\$a0,[        ]+0
 [      ]+34:[  ]+R_LARCH_PCALA_LO12[   ]+.text
 [      ]+38:[  ]+1a000004[     ]+pcalau12i[    ]+\$a0,[        ]+0
-[      ]+38:[  ]+R_LARCH_GOT_PC_HI20[  ]+.text
+[      ]+38:[  ]+R_LARCH_GOT_PC_HI20[  ]+.L1
 [      ]+3c:[  ]+28800084[     ]+ld.w[         ]+\$a0,[        ]+\$a0,[        ]+0
-[      ]+3c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.text
+[      ]+3c:[  ]+R_LARCH_GOT_PC_LO12[  ]+.L1
 [      ]+40:[  ]+14000004[     ]+lu12i.w[      ]+\$a0,[        ]+0
 [      ]+40:[  ]+R_LARCH_TLS_LE_HI20[  ]+TLS1
 [      ]+44:[  ]+03800084[     ]+ori[  ]+\$a0,[        ]+\$a0,[        ]+0x0