projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2ace4c9
)
Fix incorrect upper limit for loop on interactive int register display.
author
SeungRyeol Lee
<zizztux.lee@lge.com>
Wed, 28 Oct 2015 06:59:10 +0000
(15:59 +0900)
committer
SeungRyeol Lee
<zizztux.lee@lge.com>
Wed, 28 Oct 2015 06:59:10 +0000
(15:59 +0900)
riscv/interactive.cc
patch
|
blob
|
history
diff --git
a/riscv/interactive.cc
b/riscv/interactive.cc
index 07b2801fa6627b23675b9238ddcbb5ca3f84ceec..8e22c02c01d7089b7b18923eb771cb0472f94d4b 100644
(file)
--- a/
riscv/interactive.cc
+++ b/
riscv/interactive.cc
@@
-216,7
+216,7
@@
void sim_t::interactive_reg(const std::string& cmd, const std::vector<std::strin
// Show all the regs!
processor_t *p = get_core(args[0]);
- for (int r = 0; r < N
F
PR; ++r) {
+ for (int r = 0; r < N
X
PR; ++r) {
fprintf(stderr, "%-4s: 0x%016" PRIx64 " ", xpr_name[r], p->state.XPR[r]);
if ((r + 1) % 4 == 0)
fprintf(stderr, "\n");