projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
68a3672
)
spr_cases: test writing to SRR0/1 using mtspr
1226-demo-spr-issues
author
Jacob Lifshay
<programmerjake@gmail.com>
Fri, 1 Dec 2023 00:04:50 +0000
(16:04 -0800)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Fri, 1 Dec 2023 00:04:50 +0000
(16:04 -0800)
src/openpower/test/spr/spr_cases.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/spr/spr_cases.py
b/src/openpower/test/spr/spr_cases.py
index 838d9214902590d669adf9e8d5bf472501d363a0..1fe0df6548c9030f2cae50ba5bc6fe7c9d43a741 100644
(file)
--- a/
src/openpower/test/spr/spr_cases.py
+++ b/
src/openpower/test/spr/spr_cases.py
@@
-6,6
+6,17
@@
from openpower.test.common import TestAccumulatorBase, skip_case
class SPRTestCase(TestAccumulatorBase):
+ def case_mtspr_rfid(self):
+ lst = [
+ "mtspr 26, 3", # SRR0
+ "mtspr 27, 4", # SRR1
+ "rfid"
+ ]
+ initial_regs = [0] * 32
+ initial_regs[3] = 0x12345678
+ initial_regs[4] = 0x9ABCDEF0
+ self.add_case(Program(lst, bigendian),
+ initial_regs, expected=None)
def case_1_mfspr(self):
lst = ["mfspr 1, 26", # SRR0
@@
-159,4
+170,3
@@
class SPRTestCase(TestAccumulatorBase):
# it changes due to counting time
self.add_case(Program(lst, bigendian),
initial_regs, initial_sprs, expected=None)
-