projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0b05452
)
sf2: fix name of AND modules
ls180
author
Stefan Riesenberger
<stefan.riesenberger@gmail.com>
Fri, 9 Apr 2021 13:44:08 +0000
(15:44 +0200)
committer
Marcelina KoĆcielnicka
<mwk@0x04.net>
Fri, 9 Apr 2021 14:46:05 +0000
(16:46 +0200)
techlibs/sf2/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/sf2/cells_sim.v
b/techlibs/sf2/cells_sim.v
index eff57a65534d09274e40869e909e60f96f11a50b..4b57bad7b95767ad75bdcf1408ca06345aa1eaf5 100644
(file)
--- a/
techlibs/sf2/cells_sim.v
+++ b/
techlibs/sf2/cells_sim.v
@@
-1,20
+1,20
@@
// https://coredocs.s3.amazonaws.com/Libero/12_0_0/Tool/sf2_mlg.pdf
-module A
D
D2 (
+module A
N
D2 (
input A, B,
output Y
);
assign Y = A & B;
endmodule
-module A
D
D3 (
+module A
N
D3 (
input A, B, C,
output Y
);
assign Y = A & B & C;
endmodule
-module A
D
D4 (
+module A
N
D4 (
input A, B, C, D,
output Y
);