From: Eddie Hung <eddie@fpgeh.com>
Date: Mon, 1 Jul 2019 16:44:53 +0000 (-0700)
Subject: Move abc9 from yosys-0.8 to yosys-0.9 in CHANGELOG
X-Git-Tag: working-ls180~1230
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=0067dc44f3928833eede2b9bb40260be78e11a93;p=yosys.git

Move abc9 from yosys-0.8 to yosys-0.9 in CHANGELOG
---

diff --git a/CHANGELOG b/CHANGELOG
index 15dd5d002..5535ce418 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -3,6 +3,17 @@ List of major changes and improvements between releases
 =======================================================
 
 
+Yosys 0.9 .. Yosys 0.9-dev
+--------------------------
+
+ * Various
+    - Added "write_xaiger" backend
+    - Added "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
+    - Added "synth_xilinx -abc9" (experimental)
+    - Added "synth_ice40 -abc9" (experimental)
+    - Added "synth -abc9" (experimental)
+
+
 Yosys 0.8 .. Yosys 0.8-dev
 --------------------------
 
@@ -26,11 +37,6 @@ Yosys 0.8 .. Yosys 0.8-dev
     - Added "synth_xilinx -nocarry"
     - Added "synth_xilinx -nowidelut"
     - Added "synth_ecp5 -nowidelut"
-    - Added "write_xaiger" backend
-    - Added "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
-    - Added "synth_xilinx -abc9" (experimental)
-    - Added "synth_ice40 -abc9" (experimental)
-    - Added "synth -abc9" (experimental)
     - "synth_xilinx" to now infer hard shift registers (-nosrl to disable)
     - Fixed sign extension of unsized constants with 'bx and 'bz MSB