From: Florent Kermarrec <florent@enjoy-digital.fr>
Date: Fri, 28 Jun 2019 21:40:01 +0000 (+0200)
Subject: soc_core: update default RocketChip mem_map
X-Git-Tag: 24jan2021_ls180~1132
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=0116b2b7088fcc9b072ef42ea957d6e7ee527f12;p=litex.git

soc_core: update default RocketChip mem_map
---

diff --git a/litex/soc/integration/soc_core.py b/litex/soc/integration/soc_core.py
index 877d00a4..b451ef80 100644
--- a/litex/soc/integration/soc_core.py
+++ b/litex/soc/integration/soc_core.py
@@ -186,11 +186,11 @@ class SoCCore(Module):
 
         # Parameters managment ---------------------------------------------------------------------
 
-        # FIXME: RocketChip reserves the first 256Mbytes for internal use
-        # remap rom to 0x10000000, sram to 0x20000000
+        # FIXME: RocketChip reserves the first 256Mbytes for internal use, change default mem_map
         if cpu_type == "rocket":
             self.soc_mem_map["rom"]  = 0x10000000
-            self.soc_mem_map["sram"] = 0x20000000
+            self.soc_mem_map["sram"] = 0x11000000
+            self.soc_mem_map["csr"]  = 0x12000000
 
         if cpu_type == "None":
             cpu_type = None